Quantcast
Channel: Cadence RF Design Forum
Viewing all articles
Browse latest Browse all 956

Verilog A module PSS analysis taking too much time

$
0
0

Hi

I have a verilogA module of an ideal VCO, and I want to run a PSS and PNOISE analysis to see its phase noise, but the simulation time goes to several MEGA seconds. Does anyone know why and how to deal with this?

Thanks in advance

Attached is the VCO code:


`include "discipline.h"
`include "constants.h"

module VCO_ideal( in, out );
input in;
output out;
electrical in, out;
parameter real amp = 1;
parameter real center_freq = 14G;
parameter real vco_gain = 1K;
parameter integer steps_per_period = 32;

   real phase;
   real inst_freq;
   integer resetph;

   analog begin

    inst_freq = center_freq + vco_gain * V(in);
    $bound_step (1.0 / (steps_per_period*inst_freq));

    phase=idt(inst_freq,0);
    //phase = idtmod(inst_freq,0,1);
    V(out) <+ amp * sin (2 * `M_PI * phase) + amp;
   end
endmodule


Viewing all articles
Browse latest Browse all 956

Trending Articles