I used the ideal delay cell of analogLib to generate 256 delayed signals as the inputs of the circuit. Now I got convergence problem. It could be caused by other issues. But is the ideal delay cell OK for PSS simulation? It seems the absdelay in veriloga can't be used for PSS simulation.
↧