In MOS models available with me, gate resistance is not modeled. For RF designs since gate resistance values are important, is there
any other way to calculate this value for a fixed size transistor ?
And is it fine if I put this Resistance in series with gate and then do input matching for this MOS ?
Can extraction tool like QUANTUS QRC help me in someway to extract this gate resistance from layout ?
Regards
Vipul