Hey,
Can anyone help me with plotting the on resistance of nmos transistor in Cadence when we do dc analysis. I am trying to understand how ron changes with Vgs voltage. How do we do this plot. Any help is appreciated.
Thank you.
↧
Channel:
Cadence RF Design Forum
X
Are you the publisher?
Claim or
contact us
about this channel.
X
0
Channel Details:
- Title: Cadence RF Design Forum
- Channel Number: 3711474
- Language: English
- Registered On: July 11, 2012, 10:00 pm
- Number of Articles: 967
- Latest Snapshot: April 3, 2025, 12:20 am
- RSS URL: http://feeds.feedburner.com/cadence/community/forums/33
- Publisher: https://community.cadence.com/cadence_technology_forums/f/rf-design
- Description:
- Catalog: //kittly-benders4.rssing.com/catalog.php?indx=3711474
© 2025 //www.rssing.com