Hello,i have tried to simulate the extraction model of the layout inverter,
i have build a hirarchy and defined the inverter to be the av_extracted file as shown bellow.
However the transient simulation of the test bench doesnt recognise the exctracted capacitors.
The full log txt is attached.
where did i go wrong?
Thanks
community.cadence.com/.../0654.log.txt