Quantcast
Channel: Cadence RF Design Forum
Viewing all 956 articles
Browse latest View live

Port Noise Error?

$
0
0

Hey all,

I am using version IC6.18-64b.500.12 with the Spectre version Version 19.1.0.428.isr9 64bit. This is an ADE L simulation.

I am trying the noise figure of a mixer using pnoise. My LO frequency is the main pss harmonic, and the RF input is the small signal.

The port is just a regular 50 Ohm port, with the source type being set to DC. In the pnoise simulation, the input port is the RF port. No matter what box I check (or temperature I put in) in the image below, I keep getting this error:

    WARNING (SPECTRE-16437): Input signal PORT6 contains no noise. NF and F become infinite.

I just want it to present the noise of a 50 Ohm impedance. I have looked through the SpectreRF workshop files for 19.1-18.1-17.1 and I'm following the instructions. Does anybody know what might be causing this error? I even read the port manual and I have no idea what might be going wrong.

Best,

Hazal


Simulating the LC tank to determine the oscillation frequency

$
0
0

Hello,

I am trying to determine the center frequency of an LC tank for an NMOS LC VCO. I followed this note from a previous question. https://community.cadence.com/cadence_technology_forums/f/rf-design/32224/lc-parallel-circuit-at-resonant-frequency

I did run an s-parameter simulation of the impedance against the frequency on the ideal LC tank and s11 produces the expected response. I am attaching the circuit and the response. On the other hand, when I use real devices, it is producing something different. I consulted the model file for the 130nm hp process but I am not getting it to produce the desired response. I am attaching the schematic and the waveform I am getting.

What am I doing wrong?

Thank you so much in advance. 

Plotting Output Capacitor of the MOSFET

$
0
0

Hi All,

I am trying to plot the variation of the equivalent output capacitance of a FET when the input DC gate voltage is swept from 0 to 2V. First, I connected a DC voltage source with a parametric value of Vg to the gate and another DC source with AC amplitude equal to 1V and DC voltage of VDD to the drain. Then, I run AC simulation with dc sweep and plotted mag(Id/(2Pi*f*Vac) to see the total output capacitance. In the second approach, I used a port connected to the drain with the DC voltage of Vdd and swept the gate voltage in the input. Here, I run SP simulation and plotted Imaginary of the output admittance Y22 divided by 2*Pi*f. I think both approaches are correct and I should see the same behaviour, however, I see two different characteristics. Does anyone know where I made mistake and which approach is reliable?

Cheers,

Hossein

Determining the frequency of oscillation using the calculator function

$
0
0

Hello,

There are a number of ways to determine the frequency of oscillation for an Oscillator. 1) Using the linear stability analysis, 2) using periodic stability analysis. In these two cases, a stability probe has to be used. 

Will a calculator function called frequency, computes the frequency of oscillation from the transient response?

Thanks a lot.

How accurate is the s-parameter measurement for extraction

$
0
0

Hello,

How accurate is the s-parameter measurement for extracting conductances (g), of an inductor and varactor compared to EM solver tools? 

My cadence virtuoso version is :
Version IC6.1.8-64b.500.9
Spectre spectre191

Thanks a lot.

Warnings from spectre PSS analysis

$
0
0

While running a harmonic balance analysis on my rectifier, I receive warnings such as '

CMI-2426: M3: Cdscd = -28 is negative.

CMI-2426: M1: Pdiblc2 = -31 is negative.

I understand that these are parameters of the MOSFETs specified in  the specific PDK, but I have no idea why they keep popping up?

Any clues for the same would be great!

How do I EM-Extract a subcircuit and define a different em/drawing-layer than the original circuit in AWR?

$
0
0

Hello all,

I have a 4-layer project in AWR/MWOffice and have built a parameterized microstrip inductor schematic (named "spiral") with a "Line Type" of layer1 that I wish to reuse on another schematic as a subcircuit (SUBCKT) on layers 1,2,4.

When I place "spiral" as a subcircuit on another schematic ("sch1") and assign that SUBCKT shape's "Line Type" to be different than "spiral" was drawn, EM extraction puts it on the layer where "spiral" was drawn, not where the SUBCKT is drawn.

(By "drawn" I mean right-click the shape in Layout View, select Shape Properties, and select the "Line Type" in the "Layout" tab; I know my EM layer mappings are correct because I can change the line type of "spiral" and EM extraction puts it in that em-layer, but let me know if there is an LPF trick I should try since I can't get multiple SUBCKT's to extract into different layers).

Strangely, the drawing shape color/pattern that I assigned for layer1 always shows in "sch1" even though the SUBCKT element line-types are set to layers 1,2,4. However, if I right-click on each SUBCKT's shape properties, each SUBCKT's "Line Type" is shown correctly. Here are the details:

  • The microstrip schematic ("spiral") layout is all drawn on layer1
  • Another schematic ("sch1") has the following subcircuits:
    • SUBCKT S1: NET="spiral", shape layer=layer1
    • SUBCKT S2: NET="spiral", shape layer=layer2
    • SUBCKT S3: NET="spiral", shape layer=layer4


Is there a way to reuse my "spiral" subcircuit on different drawing layers so that it shows correctly both in the "Layout View" and is placed correctly in the EM extraction?

I've attached my LPF in case its useful. In the post above, "layer1" means Cu_1, and so-on. Let me know if there is anything else you might need to help troubleshoot.

Thank you for your help!

-Eric

community.cadence.com/.../4_5F00_layer.zip

How do I subtract metal around a via passing through a ground-flood for EM Extraction in Microwave Office?

$
0
0

Hello all,

If I send a VIA element through a large MLIN, how can I prevent the VIA from contacting the MLIN? 

  • I read about negative layers, but couldn't find anything about +/- layers with EM extraction: does it also work for EM extraction?
  • Are VIA and MLIN the right elements to use for this purpose, or should I use something else for a "ground-flood" or a different VIA element?
  • How can I "easily" place that "ring of dielectric" around the via as it passes through the ground layer defined by the large MLIN---and by "easily" I mean to have the negative ring  "snap" around the via on the ground layer---or some other automatic way of doing this.

Thank you for your help!

-Eric


[AWR Microwave Office] PAE vs Back-off graph

$
0
0

Hello everyone,

I've some question related to the AWR Microwave Office. I want to calculate relation between PAE and Back-off of a Doherty amplifier. I saw on the internet some graphs on which such thing has been presented - I'm sending bellow some example:


It is possible to draught such a graph in AWR ?

Best Regards,
E.

Eye Aperture isn't taking place at values of my interest

$
0
0

Hi , In the image attached, its a combination of 8 eye diagrams. I am using eye aperture calc function for automatic generation of the mask.  My desired vref is 660mv, VHiDC = 785mv (verf+125mv) & VHiAC = 810mv(Vref+150mv). Eye aperture fails to evaluate at these values because eye opening maximum is 741mv where V1 & H1 intersects, where  V2 &H1 intersects it can evaluate. But it evaluate only at V1 crossing not V2. Is there any way to evaluate and create mask connecting  between 810 mv & 785mv ?

If i try have custom mask of my own, tool let me select only one mask at a time. Is there any way to apply custom mask to all 8 eye diagrams in one go?

[AWR Microwave Office] Harmonic Balance in Load-Pull analysis

$
0
0

Hello everyone,

I've short question related to AWR Microwave Office. I need to turn on Harmonic Balance in Load-Pull analysis. I've library with elements which can be calculated only in HB, so when I try to calculate load-pull in AWR I see error related to translator ("Cannot find the translator for this element").  So how can I turn-on such option manually ? It is possible ?

Regards,

E.

PAC and PXF simulation Result inconsistence in terms of IRR

$
0
0

Good day,

I'm using virtuoso 6.1.6 and I'm trying to simulate IRR of a receiver front-end. The IQ separation is generated by a RF hybrid coupler(transmission-line based, using mtline component in analoglib) and IQ recombining is realized at baseband (BB) using another BB hybrid coupler (ideal S-parameter defined n-port). I think I'm clear with the difference between PAC and PXF. I got different result using PAC and PXF as following:

Let's assume LO frequency is 15GHz, both IQ channels are driven by the same LO.

(1) PAC: a. set "PAC magnitude=1" at input RF source and PAC simulation frequency at 15G~16G, looking at final combined output (BB) at -1harmonic sideband (0~1GHz), the gain is A1.

               b. set "PAC magnitude=1" at input RF source and PAC simulation frequency at 14G~15G, looking at final combined output (BB) at -1harmonic sideband (1GHz~0), the gain is A2.

      IRR= A1-A2, this result shows around 40dB IRR.

(2)PXF: Set PXF node at final combined output (BB) and PXF simulation frequency at 0~1GHz, looking at "1" and "-1" sideband PXF transfer function of input source.  Their difference is the IRR, but the simulation result only shows <1dB IRR.

When I used S-parameter defined n-port as RF hybrid coupler as well, this inconsistence disappeared so I wondered if this is caused by the transmission line. BTW, Harmonic Balance is chosen for PSS engine as I found shooting engine doesn't work with transmission line. If I'm wrong about this, please point out.

I'm not sure whether I descript my question well, if you have anything that want we to clarify, please feel free.

 

Thank you,

Yang

How can I make AXIEM use more than 8 CPU cores?

$
0
0

Hello all,

When I set the job threads to 32 to use all of my CPU cores in AXIEM, it still only uses 8 of the CPUs.

How can we use all of our cores in AXIEM?

Is this limited by licensing?

-Eric

Strange phase-noise plot in PSS

$
0
0

Hi,

I am simulating a crystal oscillator (Pierce-Oscillator with Inverter), very similar to Tawnas example in

https://community.cadence.com/cadence_blogs_8/b/rf/posts/new-mmsim-12-1-harmonic-balance-features-auto-tstab-and-auto-harmonics

I applied the settings as described in 

https://community.cadence.com/cadence_blogs_8/b/rf/posts/guidelines-for-setting-pnoise-hbnoise-sidebands-to-get-accurate-results

and in the document from the $CDSHOME

Spectre Circuit Simulator and Accelerated Parallel Simulator RF Analysis in ADE Explorer Workshop.pdf

In the attached picture I compared 2 simulation methods:

In PSS/Pnoise simulation I get a strange  Phase Noise plot (RED curve).

In HB/HBnoise simulation I get a different result, but with much lower noisefloor (BLUE curve).

I am wondering what I am doing wrong in the PSS simulation (I am using 80 sidebands for Pnoiose) -why this strange step at 100Hz offset ?

Why is the noise floor 15dB lower for HB simulation ?

Any idea ?

[AWR Microwave Office] Load-Pull Analysis - Load and Source contours

$
0
0

Hello everyone,

I've short question related to contours in AWR Microwave Office. I want to plot two contours: Load and Source one. I found video on YT, where such thing has been done, however I don't how to plot it. Here is the link to the video: https://www.youtube.com/watch?v=KgeHEVPKua8

What measurement type should I choose ?

Best Regards,

E.


how to plot noise circle in hb+hbnoise simulation?

$
0
0

Hi folks, 

I want to plot noise circle with hb + hbnoise simulation, but struggling to set-up the simulation bench. 

my test bench is RF receiver including de-modulation with fRF /fLO / fIF.

1) A port-adapter is placed after input port and fRF is set. I want to find Zopt to minimize NF based on noise circle plot.

  

2) hb and hbnoise are set-up as above. my concern is that frequency in hb set-up(fLO) is not equal to frequency in port-adapter(fRF).

it'd be really great if someone can help me set-up this simulation correctly. 

Ocean scripting: design parameters as output for parametric analysis of phase noise

$
0
0

Hi,

I am not able to find a solution to get the outputs for phase noise in an oscillator at different frequencies along with the input parameters. 

I am varying 7 parameters with specific values in each run of phase noise for an oscillator circuit using the parametric analysis method.

At each specific set of 7 parameters, I am plotting the phase noise vs frequency graph ranging from 10Hz to 1M Hz.

I want to have the output preferably in .out/csv/.m format (so that I can easily import them to Matlab)

The output contains an array of phase noise values for a particular set of design parameters at a given frequency, all the values of design parameters (in separate rows/columns) used for that particular run. This whole set varies with different frequencies.

My current ocean script looks like this, I am not able to figure out how to achieve the objective.

simulator( 'spectre )
design( "/home/chordia.2/simulation/oscillator/spectre/schematic/netlist/netlist")
resultsDir( "/home/chordia.2/simulation/oscillator/spectre/schematic" )
modelFile(
'("/home/UMC_PDK/G-9FD-MIXED_MODE_RFCMOS18-1.8V_3.3V-1P6M-MMC_UM180FDKMFC00000OA-FDK-Ver.A02_PB/UM180FDKMFC00000OA_A02_DESIGNKIT/UM180FDKMFC00000OA_A02_PB/UMC_18_CMOS/../Models/Spectre/mm180_bjt_v121.lib.scs" "tt_bip")
'("/home/UMC_PDK/G-9FD-MIXED_MODE_RFCMOS18-1.8V_3.3V-1P6M-MMC_UM180FDKMFC00000OA-FDK-Ver.A02_PB/UM180FDKMFC00000OA_A02_DESIGNKIT/UM180FDKMFC00000OA_A02_PB/UMC_18_CMOS/../Models/Spectre/mm180_mimcap_v101.lib.scs" "mimcaps_typ")
'("/home/UMC_PDK/G-9FD-MIXED_MODE_RFCMOS18-1.8V_3.3V-1P6M-MMC_UM180FDKMFC00000OA-FDK-Ver.A02_PB/UM180FDKMFC00000OA_A02_DESIGNKIT/UM180FDKMFC00000OA_A02_PB/UMC_18_CMOS/../Models/Spectre/mm180_reg18bpw_v123.lib.scs" "tt")
'("/home/UMC_PDK/G-9FD-MIXED_MODE_RFCMOS18-1.8V_3.3V-1P6M-MMC_UM180FDKMFC00000OA-FDK-Ver.A02_PB/UM180FDKMFC00000OA_A02_DESIGNKIT/UM180FDKMFC00000OA_A02_PB/UMC_18_CMOS/../Models/Spectre/mm180_reg33bpw_v123.lib.scs" "tt")
'("/home/UMC_PDK/G-9FD-MIXED_MODE_RFCMOS18-1.8V_3.3V-1P6M-MMC_UM180FDKMFC00000OA-FDK-Ver.A02_PB/UM180FDKMFC00000OA_A02_DESIGNKIT/UM180FDKMFC00000OA_A02_PB/UMC_18_CMOS/../Models/Spectre/mm180_res_v141.lib.scs" "res_typ")
'("/home/UMC_PDK/G-9FD-MIXED_MODE_RFCMOS18-1.8V_3.3V-1P6M-MMC_UM180FDKMFC00000OA-FDK-Ver.A02_PB/UM180FDKMFC00000OA_A02_DESIGNKIT/UM180FDKMFC00000OA_A02_PB/UMC_18_CMOS/../Models/Spectre/mm180_lvt18_v113.lib.scs" "tt")
'("/home/UMC_PDK/G-9FD-MIXED_MODE_RFCMOS18-1.8V_3.3V-1P6M-MMC_UM180FDKMFC00000OA-FDK-Ver.A02_PB/UM180FDKMFC00000OA_A02_DESIGNKIT/UM180FDKMFC00000OA_A02_PB/UMC_18_CMOS/../Models/Spectre/mm180_lvt33_v113.lib.scs" "tt")
'("/home/UMC_PDK/G-9FD-MIXED_MODE_RFCMOS18-1.8V_3.3V-1P6M-MMC_UM180FDKMFC00000OA-FDK-Ver.A02_PB/UM180FDKMFC00000OA_A02_DESIGNKIT/UM180FDKMFC00000OA_A02_PB/UMC_18_CMOS/../Models/Spectre/mm180_reg18_v124.lib.scs" "tt")
'("/home/UMC_PDK/G-9FD-MIXED_MODE_RFCMOS18-1.8V_3.3V-1P6M-MMC_UM180FDKMFC00000OA-FDK-Ver.A02_PB/UM180FDKMFC00000OA_A02_DESIGNKIT/UM180FDKMFC00000OA_A02_PB/UMC_18_CMOS/../Models/Spectre/mm180_reg33_v114.lib.scs" "tt")
'("/home/UMC_PDK/G-9FD-MIXED_MODE_RFCMOS18-1.8V_3.3V-1P6M-MMC_UM180FDKMFC00000OA-FDK-Ver.A02_PB/UM180FDKMFC00000OA_A02_DESIGNKIT/UM180FDKMFC00000OA_A02_PB/UMC_18_CMOS/../Models/Spectre/mm180_zvt18_v121.lib.scs" "tt")
'("/home/UMC_PDK/G-9FD-MIXED_MODE_RFCMOS18-1.8V_3.3V-1P6M-MMC_UM180FDKMFC00000OA-FDK-Ver.A02_PB/UM180FDKMFC00000OA_A02_DESIGNKIT/UM180FDKMFC00000OA_A02_PB/UMC_18_CMOS/../Models/Spectre/mm180_zvt33_v113.lib.scs" "tt")
'("/home/UMC_PDK/G-9FD-MIXED_MODE_RFCMOS18-1.8V_3.3V-1P6M-MMC_UM180FDKMFC00000OA-FDK-Ver.A02_PB/UM180FDKMFC00000OA_A02_DESIGNKIT/UM180FDKMFC00000OA_A02_PB/UMC_18_CMOS/../Models/Spectre/core_rf_v2d4.lib.scs" "tt")
'("/home/UMC_PDK/G-9FD-MIXED_MODE_RFCMOS18-1.8V_3.3V-1P6M-MMC_UM180FDKMFC00000OA-FDK-Ver.A02_PB/UM180FDKMFC00000OA_A02_DESIGNKIT/UM180FDKMFC00000OA_A02_PB/UMC_18_CMOS/../Models/Spectre/io_rf_v2d3.lib.scs" "tt")
'("/home/UMC_PDK/G-9FD-MIXED_MODE_RFCMOS18-1.8V_3.3V-1P6M-MMC_UM180FDKMFC00000OA-FDK-Ver.A02_PB/UM180FDKMFC00000OA_A02_DESIGNKIT/UM180FDKMFC00000OA_A02_PB/UMC_18_CMOS/../Models/Spectre/l_slcr20k_rf_v2d3.lib.scs" "typ")
'("/home/UMC_PDK/G-9FD-MIXED_MODE_RFCMOS18-1.8V_3.3V-1P6M-MMC_UM180FDKMFC00000OA-FDK-Ver.A02_PB/UM180FDKMFC00000OA_A02_DESIGNKIT/UM180FDKMFC00000OA_A02_PB/UMC_18_CMOS/../Models/Spectre/mimcapm_rf_v2d3.lib.scs" "typ")
'("/home/UMC_PDK/G-9FD-MIXED_MODE_RFCMOS18-1.8V_3.3V-1P6M-MMC_UM180FDKMFC00000OA-FDK-Ver.A02_PB/UM180FDKMFC00000OA_A02_DESIGNKIT/UM180FDKMFC00000OA_A02_PB/UMC_18_CMOS/../Models/Spectre/pad_rf_v2d3.lib.scs" "typ")
'("/home/UMC_PDK/G-9FD-MIXED_MODE_RFCMOS18-1.8V_3.3V-1P6M-MMC_UM180FDKMFC00000OA-FDK-Ver.A02_PB/UM180FDKMFC00000OA_A02_DESIGNKIT/UM180FDKMFC00000OA_A02_PB/UMC_18_CMOS/../Models/Spectre/rnhr_rf_v2d4.lib.scs" "typ")
'("/home/UMC_PDK/G-9FD-MIXED_MODE_RFCMOS18-1.8V_3.3V-1P6M-MMC_UM180FDKMFC00000OA-FDK-Ver.A02_PB/UM180FDKMFC00000OA_A02_DESIGNKIT/UM180FDKMFC00000OA_A02_PB/UMC_18_CMOS/../Models/Spectre/rnnpo_rf_v2d4.lib.scs" "typ")
'("/home/UMC_PDK/G-9FD-MIXED_MODE_RFCMOS18-1.8V_3.3V-1P6M-MMC_UM180FDKMFC00000OA-FDK-Ver.A02_PB/UM180FDKMFC00000OA_A02_DESIGNKIT/UM180FDKMFC00000OA_A02_PB/UMC_18_CMOS/../Models/Spectre/rnppo_rf_v2d4.lib.scs" "typ")
'("/home/UMC_PDK/G-9FD-MIXED_MODE_RFCMOS18-1.8V_3.3V-1P6M-MMC_UM180FDKMFC00000OA-FDK-Ver.A02_PB/UM180FDKMFC00000OA_A02_DESIGNKIT/UM180FDKMFC00000OA_A02_PB/UMC_18_CMOS/../Models/Spectre/vardiop_rf_v2d3.lib.scs" "typ")
'("/home/UMC_PDK/G-9FD-MIXED_MODE_RFCMOS18-1.8V_3.3V-1P6M-MMC_UM180FDKMFC00000OA-FDK-Ver.A02_PB/UM180FDKMFC00000OA_A02_DESIGNKIT/UM180FDKMFC00000OA_A02_PB/UMC_18_CMOS/../Models/Spectre/varmis_18_rf_v2d3.lib.scs" "typ")
'("/home/UMC_PDK/G-9FD-MIXED_MODE_RFCMOS18-1.8V_3.3V-1P6M-MMC_UM180FDKMFC00000OA-FDK-Ver.A02_PB/UM180FDKMFC00000OA_A02_DESIGNKIT/UM180FDKMFC00000OA_A02_PB/UMC_18_CMOS/../Models/Spectre/mm180_diode_v113.mdl.scs" "")
)
analysis('pnoise ?relharmnum "" ?start "10" ?stop "1M"
?p "/net13" ?n "/net4" ?oprobe "" ?noisetype "timeaverage"
?noiseout list("usb") ?noisetypeUI "" ?ppv "" )
analysis('pss ?engine "Harmonic Balance" ?flexbalance "yes" ?oversamplefactor ""
?fund "2.4G" ?harms "5" ?errpreset "conservative" ?tstab "600n"
?oscana t ?p "/net13" ?n "/net4" ?oscic "lin"
?oscmethod "" ?step "" ?write "" ?writefinal ""
?swapfile "" ?checkpss "" ?ppv "" ?backtracking "" )
desVar( "C" 1e-12 )
desVar( "L" 4.35e-9 )
desVar( "NL" 4.56e-06 )
desVar( "NR" 4.56e-06 )
desVar( "NT" 4.56e-06 )
desVar( "PL" 4.56e-06 )
desVar( "PR" 4.56e-06 )
envOption(
'analysisOrder list("pss" "pnoise")
)
temp( 27 )
paramAnalysis("NL" ?values '(4.839e-06 4.839e-06 4.839e-06 4.839e-06 4.839e-06 4.839e-06 4.839e-06 4.2786e-06 ) ?sweepType 'paramset
paramAnalysis("NR" ?values '(4.8293e-06 4.8293e-06 4.8293e-06 4.8293e-06 4.8293e-06 4.8293e-06 4.2926e-06 4.8293e-06 ) ?sweepType 'paramset
paramAnalysis("NT" ?values '(4.8258e-06 4.8258e-06 4.8258e-06 4.8258e-06 4.8258e-06 4.2794e-06 4.8258e-06 4.8258e-06 ) ?sweepType 'paramset
paramAnalysis("PL" ?values '(4.2742e-06 4.2742e-06 4.2742e-06 4.2742e-06 4.8416e-06 4.2742e-06 4.2742e-06 4.2742e-06 ) ?sweepType 'paramset
paramAnalysis("PR" ?values '(4.8365e-06 4.8365e-06 4.8365e-06 4.2799e-06 4.8365e-06 4.8365e-06 4.8365e-06 4.8365e-06 ) ?sweepType 'paramset
paramAnalysis("L" ?values '(4.6432e-09 4.6432e-09 4.1827e-09 4.6432e-09 4.6432e-09 4.6432e-09 4.6432e-09 4.6432e-09 ) ?sweepType 'paramset
paramAnalysis("C" ?values '(9.4464e-13 1.058e-12 9.4464e-13 9.4464e-13 9.4464e-13 9.4464e-13 9.4464e-13 9.4464e-13 ) ?sweepType 'paramset
)))))))
out=outfile("./scripting_test_output.out","w")
paramRun()
phase\ noise = rfOutputNoise("dBc/Hz" ?result "pnoise")
plot( phase\ noise ?expr '( "phase noise" ) )

(Multi-modulus) divider phase noise simulation

$
0
0

Hello everyone,
Sorry if I missed the topic and the question is already answered.

I want to simulate the phase noise contribution of an MMD used in a frequency synthesizer. For the purpose of simulation, the division is integer ( divide by N ). I use PSS and add Beat frequency to be Fvco/N ( where Fvco is the vco output frequency ).
Also i add harmonics to be 5*N ( that would equal to 5 harmonics of Fvco).

Then in Pnoise simulation , I use 10 maximum sidebands and add the voltage nodes I am interested in ( output nodes of MMD ). Im measuring relative harmonic 1 also.

Is this the correct way to simulate a divider or am I missing something?

Thank you in advance

180-degree phase shifter shows -90 degree in the graph measurement

$
0
0

Hello,

I am testing a simple high-pass/low-pass phase shifter using lumped elements in AWRDE/Microwave Office. 

The 90-degree shifter looks about right, but the 180-degree shifter shows -90 degrees instead of +/- 180 degrees of shift at 146MHz.

(The L and C values are calculated using the equations here, they are right based on the spreadsheet at 146MHz: https://www.microwaves101.com/encyclopedias/high-pass-low-pass-phase-shifters )

Here is a screenshot of my schematics and graph.  What can I do to read the correct shift for the 180-degree shifter?

Thank you for your help!

-Eric

Calculations with signal bus outputs in Cadence calculator

$
0
0

Hi,

My question is as follows:

I run an ac test and save two signal buses in bundle form: /inp<1:32> & /inm<1:32>

Then I calculate the ac response of each:

Vinp=VF("/inp<1:32>")

Vinm=VF("/inm<1:32>")

Until this point, all is fine. I can plot Vinp & Vinm successfully (each having 32 traces).

However, the calculator fails to compute Vinp-Vinm (or any similar calculation).

Intuitively, I expect to get a new waveform family where each trace gives VF("/inp<N>")-VF("/inp<N>") for N=1:1:32

I suppose the problem is that "bit" variable in the two waveform families is not identical.

Could you please advise me about how to solve this?

My Cadence version is: IC6.1.7-64b.500.23

Thanks in advance.

BR,

Denizhan Karaca

Viewing all 956 articles
Browse latest View live