Quantcast
Channel: Cadence RF Design Forum
Viewing all articles
Browse latest Browse all 956

PLL simulation error

$
0
0

Hello, 
I'm doing a transistor level PLL simulation for the first time and i'm getting this error:

and this is the PLL circuit: 

from similar posts and answers here I got that one reason might be is saving a lot of signals, but I didn't save more than 5-6. and I didn't also save currents.

the simulation is 4[us] long.

While wondering what might be the reason for that error, could mixing RF transistors (egnfet_rf) and non-RF transistors (nfet) in different blocks in the system might cause a problem?

one thing left is checking with my University adviser if we're not talking about Disk Storage issues. but I don't think this is the case because I emptied a lot of space. 

since the last post I've seen about the subject was 2 years ago, does the solution for this problem is more clear now? 
I'd be glad for suggestions how to solve the problem.

Thanks,

Firas


Viewing all articles
Browse latest Browse all 956

Trending Articles