Clik here to view.
Passive switching mixer volatge conversion gain calculation and its varition...
Hi All,I am trying to do a passive switching mixer volatge conversion gain simulation. The circuit consists of a MOS transistor driving a resistive load. The gate of MOS is driven by a rail to rail...
View ArticleClik here to view.
STM065 536 Design Kit
Hi, I am new with Cadence community I hope I get some help.I start to work on the STM065 536 design kit which support RFCMOS as well. I have a problems with the suitable model libraries that I should...
View ArticleClik here to view.
Jumpstart to Verilog-A language
Hello, Cadence community,Lately I've found a need of specific digital or analog components to test analog circuit performance that can be described using Verilog-A programming language, but the problem...
View ArticleClik here to view.
How to do LVS when there is an NPORT?
HiI had to design my own transmission lines in layout and I have used HFSS to EM simulate the structure and then I use the result by employing NPORT in my schematic.The problem is that I cannot run LVS...
View ArticleClik here to view.
LSSP simulation using OCEAN scripts
Hello,I'm trying to simulate large signal S-parameters (LSSP) in Cadence 6.15 and cannot seem to generate a working OCEAN script from the ADE. I get a warning that no results are available for LSSP...
View ArticleClik here to view.
RF Load Pull advice
I am attempting to design a circuit employing a low power transmitter IC. I'd like to couple it with an amplifier module, and in the process match it's output to an antenna. For this, I'm considering...
View ArticleClik here to view.
RF Front end Receiver
Hi, We are designing a RF Front end receiver in which we are proceeding with a PSS, PAC, etc analyses.....1. We have plotted Conversion Gain Vs LO power by doing PSS followed by PAC analyses. So, can...
View ArticleClik here to view.
VCO: PSS and pnoise analysis and Numerical Errors
Hello, I am Sivaramakrishna. My query is about the numerical/simulation errors in pnoise/pss analysis of VCO. I am designing a (CMOS LC-) VCO and Interesting I am getting different phase-noise for...
View ArticleClik here to view.
pss insufficient memory problem
Dear Team,I am using virtuoso 6.1.5 version running pss, errors are found in the CDS.log window, sayin:"INFO (ADE-3069): Errors encountered during simulation. For more information, see the log files...
View ArticleClik here to view.
Help for pnoise simulation in cadencespectre for VCO simulation
Hi, When I am doing pnosie analysis in cadence spectre (IC 416) , the simulation prematuarly teminated & error flushing like belowProvided I have fixed tstb =200ns for beat frequency =...
View ArticleClik here to view.
Complex-constant multiplier in VerilogA
Dear All,I am doing a PSS+PNOISE simulation of a circuit in Spectre. I need to multiply the output voltage of certain terminals with Complex Constant ( exp(j*pi/4)=0.707+0.707i).This I don't want for...
View ArticleClik here to view.
Complex filter : Image Reject Ratio (IRR) calculation
Hi ,How do I simulate IRR of complex filter. ? ( A transient simulation of an IQ mixer followed by a complex filter and then look at dft of the output waveforms is one way ) Is there a cadence...
View ArticleClik here to view.
Fully differential opamp caluculations
I made this schematic and I simulated this I am getting gain ~40dB and UGB 20Mhz,I want to do stability analysis for this fully differential ckt ,And I want to find out--- CMRR --- PSRR---Loop gain...
View ArticleClik here to view.
Unable to run PSS Analysis
Sir,I have used BSIM-CMG107.0.0 Mosfet Compact model for my thesis work. But when I go for pss analysis, an error is shown saying that the behavioural file that you have given is not supported for pss...
View ArticleClik here to view.
Regarding simulation of VARACTORS using MOS and finding quality factor
hi using IC 5.10.40 I am working on VCO using MOS Varactor(B D S connected and inversion mode)but i am facing the problems listed here..1 Finding the capacitance and quality factor. I also want to plot...
View ArticleClik here to view.
fully differential opamp .. how to calculate cmrr ??
I made this schematic and I simulated this I am getting gain ~40dB and UGB 20Mhz,I want to do stability analysis for this fully differential ckt ,And I want to find out--- CMRR--- PSRR---Loop gain...
View ArticleClik here to view.
PN function in Visualizaion & Anaysis XL Calculator
Hi,I have a question about the PN function, available in the Calculator. Is an output phase noise spectrum is a signle sideband or a double sideband spectrum?To avoid any confusions, I mean the 'double...
View ArticleClik here to view.
UMC_18_CMOS Library component description
SirThere are different models for Capacitor, MOS, and Inductors in the library...... from where i can get description of the models so that i can use them accordingly in my VCO design........ for...
View ArticleClik here to view.
PSS Analysis Error
Hello All,I am trying to design and simulate a LNA using Virtuoso IC6.1.5.500.1 32While simulation using "PSS" as analysis, I am getting the following error. ERROR (SPCRTRF-15177): PSS analysis doesn't...
View ArticleClik here to view.
Is the issue of "positive phase noise" related to MMSIM version?
Hi, I am simulating PSS+Pnoise on my LC oscillator for jc and jcc jitter measurement. From the phase noise plot I got positive value at low frequency offset, which I think makes the jitter calculation...
View Article